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Abstract- Memristors are the two-terminal components that 
complete the symmetry between the fundamental circuit 
variables, and they are highly suitable for bioinspired and neural-
network-based computational systems due to their inherent 
memory effect. In this paper we present a fabrication technique 
that uses only Complementary Metal Oxide Semiconductor 
(CMOS) processing steps and conventional photolithography, 
yielding poly-crystalline silicon nanowires that show a memristive 
behavior. Besides measurements, we performed numerical device 
simulations that address the observed memristive effect.  
Keywords- silicon nanowire, SiNWFET, spacer technique, 
polycrystalline silicon, poly-Si, ambipolar,  memristor, hysterisis, 
charge trapping  
 
I. INTRODUCTION1 
The existence of a new two-terminal circuit element called 
memristor (memory-resistor) has been envisaged by Leon O. 
Chua [1] in order to complete the symmetry of the equation 
system describing the relationships between the four 
fundamental circuit variables: current i, voltage v, charge q and 
magnetic flux : 
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 The fourth equation defines a new relationship between 
charge q and magnetic flux  described by the memristance M. 
The memristor is reduced to a resistance if it is constant, i.e. if 
M does not depend on q; but it leads to a hysteretic behavior of 
the i–v curve if it depends on q. 
The significance of memristors arises from their natural 
existence in biological computational systems. For instance, 
ion diffusion is responsible of the time-dependant conductance 
of the neuron membrane in the Hodgkin-Huxley model [2], 
which is therefore modeled as a memristive device. Learning 
mechanisms are also explained using the memristive model of 
synapses [3] and they were demonstrated with single devices 
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[4]. Self-programming circuits were demonstrated by 
embedding memrsitors into logic circuits [5]. 
The memristor effect, seen as the hysteretic behavior of the 
i–v curve, may be obtained by using a circuitry that includes 
active elements and an internal power source [1, 6]. However, 
this solution is just an emulation of memristors and it 
consumes valuable chip area and power. With the scaling of 
device dimensions, new phenomena have been claimed to be 
responsible for the memristor behavior in monolithic devices. 
For instance, it has been demonstrated that a memristor effect 
arises naturally in nanoscale systems in which solid-state 
electronic and ionic transport are coupled under an external 
bias voltage [7]. Voltage driven memristor effects were 
demonstrated as well in Pt/organic/Ti [8], in PEO/PANI 
polymeric [4] and in amorphous Silicon [9] devices. 
In this paper, we report the fabrication of poly-crystalline 
Silicon nanowires (poly-SiNW) with a process that is 
compatible with Complementary Metal Oxide Semiconductor 
(CMOS) technology and exclusively with photolithography 
steps. We demonstrate a hysteretic behavior in the measured 
characteristics of the poly-SiNW field effect transistors (poly-
SiNW FET). The behavior is reminiscent to a memristor effect 
that we explain by the bias dependency of the interface states 
in the device channel. Device simulations are confirming the 
assumed hypothesis. 
 
II. DEVICE FABRICATION 
The spacer technique is used in order to define sub-
photolithographic dimensions by using standard photo-
lithography and CMOS steps [10]. The process flow is 
illustrated in Fig. 1. We started by defining a SiO2 sacrificial 
layer on a Si substrate (p-doped, 0.1-0.5 Ω·cm). Then, we 
deposited a thin conformal layer of poly-crystalline Si (poly-
Si) with a thickness ranging from 40 to 90 nm. Poly-Si was 
obtained by Low Pressure Chemical-Vapour-Deposition 
(LPCVD) of SiH4 at 600°C. Next, we etched this layer with a 
Reactive Ion Etchant (RIE), in order to remove the horizontal 
layer while keeping the sidewall as a spacer; and we densified 
the poly-Si spacer at 700°C for 45 minutes. Then we defined a 
second Low Temperature Oxide (LTO) spacer next to the poly-
Si in a similar way in order to isolate the first poly-Si spacer. 
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The LTO was deposited from the reaction SiH4 with O2 at 
425°C. We densified this LTO spacer for 45 minutes in N2 
flow at 700°C. The spacers are reminiscent of nanowires with 
thicknesses ranging between 20 and 60 nm. The contact 
regions of the undoped poly-Si nanowire (poly-SiNW) were 
defined by the electron-beam evaporation of 10 nm Cr and 50 
nm nichrome (Ni0.8Cr0.2) and lift-off. The Cr enhances the 
adhesion and thermal stability of Ni to oxidation during the 
following 2-step annealing process (5 minutes at 200°C, 
followed by 5 minutes at 400°C). The substrate was used as a 
back-gate with a thick dry oxide as insulator (400 nm). 
A perspective scanning electron microscopy (SEM) of a 
single poly-SiNW defined on a SiO2 sacrificial layer is shown 
in Fig. 2. A cross-sectional SEM of a similar structure is shown 
in Fig. 3. 
 
 
 
 
 
 
 
 
 
III. NUMERICAL SIMULATIONS 
To analyse the electrical characteristics of poly-Si 
Nanowires, 2-D numerical simulations are performed using 
available tools [11]. The behavior of poly-Si Nanowires is 
strongly influenced by trapped charges, which contribute to the 
total space charge. They affect the generation-recombination 
rate. In our model, we assume traps to be uniformly distributed 
over the entire volume of the poly-Si film. The electrical 
characteristics of the poly-Si Nanowire are investigated by 
considering the density of states. The total density of states, 
g(E),  was modeled by a sum of exponential terms [11]:  
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With T, G, A and D stand for tail, Gaussian (deep level), 
acceptor and donor states, respectively. E is the trap energy; EC 
and EV are the conduction and valence band energies. These 
equations also include the total states density (NGA and NGD), 
its decay energies (WGA and WGD), and its peak energy/peak 
distributions (EGA and EGD). The energy gap of the poly-Si that 
best fit the experimental data was 1.35 eV and a fixed negative 
trapped charge at the interface poly-Si/SiO2 was included in 
the model. 
 
IV. RESULTS 
We characterized undoped single poly-SiNWs (width WNW 
~67 nm) with Cr/nichrome D/S contacts and the substrate used 
as a 20-μm long back gate with a thick SiO2 gate oxide (0.4 
μm). The Ids-Vgs curve shows an ambipolar behaviour, i.e., a 
current conductance under either high positive or negative gate 
voltage (Fig. 4), with a more dominant hole conduction under 
high negative gate voltage. The Ion/Ioff ratio was 1.8·104 and 
3.8·103 for p- and n-branches respectively. The ambipolar 
behaviour is explained in Fig. 5. The Ids-Vgs curve in Fig. 4 
showed a hysteretic behaviour. By enlarging the Vgs sweep 
range from [-10V,10V] to [-40V,40V], the hysteresis became 
larger. 
The simulations have qualitatively confirmed that charge 
trapping and detrapping explains the hysteresis in Fig. 4. From 
(1) to (2), trapped holes at the SiO2/poly-Si interface create 
positive fixed charges, and are detrapped with increasing Vgs. 
From (2) to (3), an electron channel is created. With the 
increasing electron density, more electrons are trapped at the 
SiO2/poly-Si interface, leading to a negative interface charge 
density. From (3) to (4), electrons are detrapped with the 
vanishing electron channel. Detrapping is a slower process 
than trapping, explaining the hysteresis (2)-(3)-(4). From (4) to 
(1), a hole channel is created and increases the trapping 
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Fig. 3: Cross-sectional SEM of a poly-SiNW defined as a spacer on a SiO2 
sacrificial layer 
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Fig. 2: Perspective SEM of a 52 nm wide poly-SiNW defined as a spacer 
on a SiO2 sacrificial layer 
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Fig. 1: Poly-SiNW FET fabrication steps: a) sacrificial layer etch, b) poly-
Si deposition, c) RIE etch, d) LTO spacer definition, e) metallization 
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probability for holes. This is a faster process than detrapping 
holes; explaining again the hysteresis (4)-(1)-(2). The off-
current at (2) is lower than the one at (4) because of the 
additional probability of having electrons trapped in SiO2 
besides the electrons trapped at the SiO2/poly-Si interface. 
By enlarging the sweep range (higher Vgs), more charge 
carriers are trapped. This shifts the threshold voltage in the n-
branch (p-branch) to more positive (negative) values during the 
trapping phase. The detrapping is slow, thus all 3 curves almost 
coincide during the detrapping phases. 
 
CONCLUSIONS 
In this paper, we have presented the fabrication of 
memristors based on poly-crystalline silicon nanowires. 
Experimental results showed an ambipolar hysteretic behavior 
of the realized structures. The hysteresis became larger by 
enlarging the voltage sweep range. Numerical simulations 
confirmed that the hysteretic effect is due to charge trapping at 
the interface states between the channel and the gate oxide.  
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Fig. 5: Band diagram explaining ambipolarity of poly-SiNW: high 
positive (negative) Vgs makes Schottky barrier thinner for electrons (holes) 
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Fig. 4: Variation of hysteresis width of Ids-Vgs and Ion/Ioff with Vgs range 
(back-gated devices) at Vds=3.1V 
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